# SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution) Dr. E.M. Abdullah Campus, Ramanathapuram – 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

### **COMPUTER ARCHITECTURE QUESTIONS (OBJECTIVE TYPE)**

- 1. \_\_\_\_\_ has been developed specifically for pipelined systems.
- a) Utility software
- b) Speed up utilities
- c) Optimizing compilers
- d) None of the mentioned

### Answer: c

Explanation: The compilers which are designed to remove redundant parts of the code are called as optimizing compilers.

- 2. The fetch and execution cycles are interleaved with the help of \_\_\_\_\_
- a) Modification in processor architecture
- b) Clock
- c) Special unit
- d) Control unit

### Answer: b

Explanation: The time cycle of the clock is adjusted to perform the interleaving.

- 3. Each stage in pipelining should be completed within \_\_\_\_\_ cycle.
- a) 1
- b) 2
- c) 3
- d) 4

### Answer: a

Explanation: The stages in the pollining should get completed within one cycle to increase the speed of performance

- 4. To increase the speed of memory access in pipelining, we make use of \_\_\_\_\_
- a) Special memory locations
- b) Special purpose registers
- c) Cache
- d) Buffers

### Answer: c

Explanation: By using the cache we can reduce the speed of memory access by a factor of 10.

### SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution)

Dr. E.M. Abdullah Campus, Ramanathapuram - 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

- 5. The situation wherein the data of operands are not available is called
- a) Data hazard
- b) Stock
- c) Deadlock
- d) Structural hazard

### Answer: a

Explanation: Data hazards are generally caused when the data is not ready on the destination side.

6. The situation wherein the data of operands are not available is called

### a) Data hazard

- b) Stock
- c) Deadlock
- d) Structural hazard

### Answer: a

Explanation: Data hazards are generally caused when the data is the ready on the destination side.

- 7. The time lost due to the branch instruction is often referred to as \_\_\_\_\_
- a) Latency
- b) Delay
- c) Branch penalty
- d) None of the mentioned

### Answer: c

Explanation: This time also retard erformance speed of the processor.

8. The algorithm followed in r of the systems to perform out of order execution is

### a) Tomasulo algorithm

- b) Score carding
- c) Reader-writer algor
- d) None of the mentioned

### Answer: a

Explanation: The Tomasulo algorithm is a hardware algorithm developed in 1967 by Robert Tomasulo from IBM. It allows sequential instructions that would normally be stalled due to certain dependencies to execute non-sequentially (out-of-order execution).

9. The time interval between adjacent bits is called the\_\_\_\_\_.

### a) Word-time

### b) Bit-time

- c) Turn around time
- d) Slice time





Explanation: The processor operating is much faster than that of the I/O devices, so by using the status flags the processor need not wait till the I/O operation is done. It can continue with its work until the status flag is set.

19. The method of synchronizing the processor with the I/O device in which the device sends a signal when it is ready is

- a) Exceptions
- b) Signal handling
- c) Interrupts
- d) DMA



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

### Answer: c

Explanation: This is a method of accessing the I/O devices which gives the complete power to the devices, enabling them to intimate the processor when they're ready for transfer.

20. The method which offers higher speeds of I/O transfers is \_\_\_\_\_

- a) Interrupts
- b) Memory mapping
- c) Program-controlled I/O

### d) DMA

### Answer: d

Explanation: In DMA the I/O devices are directly allowed to interact with the memory without the intervention of the processor and the transfers take place in the form of blocks increasing the speed of operation.

21. The instruction, Add #45, R1 does \_

a) Adds the value of 45 to the address of R1 and stores 45 in that address

### b) Adds 45 to the value of R1 and stores it in R1

c) Finds the memory location 45 and adds that content to that of R1

d) None of the mentioned

### Answer: b

Explanation: The instruction is using immediate the single base of the store of the

22. In the case of, Zero-address instruction method the operands are stored in \_\_\_\_\_

a) Registers

b) Accumulators

- c) Push down stack
- d) Cache

### Answer: c

Explanation: In this case, the operands are implicitly loaded onto the ALU.

23. The addressing mode which makes use of in-direction pointers is \_\_\_\_\_

- a) Indirect addressing mode
- b) Index addressing mode
- c) Relative addressing mode

d) Offset addressing mode

### Answer: a

Explanation: In this addressing mode, the value of the register serves as another memory location and hence we use pointers to get the data.

## SYED AMMAL ENGINEERING COLLEGE

(An ISO 9001: 2008 Certified Institution)

Dr. E.M. Abdullah Campus, Ramanathapuram – 623 502

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

24. The addressing mode/s, which uses the PC instead of a general purpose register is \_\_\_\_\_

- a) Indexed with offset
- **b)** Relative
- c) direct

d) both Indexed with offset and direct

### Answer: b

Explanation: In this, the contents of the PC are directly incremented.

25. \_\_\_\_\_ addressing mode is most suitable to change the normal sequence of execution of instructions.

### a) Relative

- b) Indirect
- c) Index with Offset

### d) Immediate

### Answer: a

Explanation: The relative addressing mode is used for this since trainectly updates the PC.

26. The reason for the implementation of the cache memory is \_\_\_\_\_

- a) To increase the internal memory of the system
- b) The difference in speeds of operation of the processor and memory
- c) To reduce the memory access and cycle time
- d) All of the mentioned

### Answer: b

Explanation: This difference in the speeds of operation of the system caused it to be inefficient.

27. The effectiveness of the cache momory is based on the property of \_\_\_\_\_

### a) Locality of reference

- b) Memory localisation
- c) Memory size
- d) None of the mentioned

### Answer: a

Explanation: This means that the cache depends on the location in the memory that is referenced often.

28. The spatial aspect of the locality of reference means \_\_\_\_\_

a) That the recently executed instruction is executed again next

b) That the recently executed won't be executed again

c) That the instruction executed will be executed at a later time

# d) That the instruction in close proximity of the instruction executed will be executed in future

### Answer: d

Explanation: The spatial aspect of locality of reference tells that the nearby instruction is more likely to be executed in future.



PC register are loaded into in to IR.

a)Execution Cycle

b)Memory Cycle

c)Fetch Cycle

d)Decode Cycle

Answer: c

### SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution) Dr. E.M. Abdullah Campus, Ramanathapuram – 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

33. The part of machine level instruction, which tells the central processor what has to be done, is

### a) Operation code

- b) Address
- c) Locator
- d) Flip-Flop

### Answer: a

34. A system program that combines the separately compiled modules of a program into a form suitable for execution

a) assembler

### b) linking loader

Answer: b 35. Which parameter of computer determines to over to do varial a) Instruction set b)Memory size ) Assembly language ) Application language iswer: a The multicetory of the second se ver to do various operations on data items

- 36. The multiplier is stored in
- a) PC Register

### **b) Shift Register**

- c) Cache
- d) None of the above

### Answer: b

### SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution) Dr. E.M. Abdullah Campus, Ramanathapuram – 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

37. Which methods of representation of numbers occupies large amount of memory than others?

### a)sign-magnitude

- b) 1's compliment
- c) 2's compliment
- d) Both a and b

### Answer: a

38. The register used to store the flags is called as

a) Flag register

### b) Status register

- c) Test register
- d) log register

### Answer: b

39.\_\_\_\_\_is used to implement virtual mereo a) Page table organization.

- b) Frame table

### c) MMU

d) None of the mentioned

### Answer: c

Explanation: The MMU stand Memory Management Unit.

d to establish priority by serially connecting all devices that request 40. method is

d' CSF

### an interrupt.

a) Vectored-interrupting

### b) Daisy chain

- c) Priority
- d) Polling

### Answer: b

Explanation: In the Daisy chain mechanism, all the devices are connected using a single request line and they're serviced based on the interrupting device's priority.



### SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution) Dr. E.M. Abdullah Campus, Ramanathapuram - 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

- 46. Where the result of an arithmetic and logical operation are stored ?
- a) In Accumulator
- b) In Cache Memory
- c) In ROM
- d) In Instruction Registry

47. Which determines the address of I/O interface?

- a) Register select
- b) Chip select
- c) Both of above
- d) None of above

48. An exception condition in a computer system caused by an event external to the CPU is ento known as?

- a) Halt
- b) Process
- c) Interrupt
- d) None of above

### **Explanation:**

tions with answer "None of above", if you do not In my own experience I found very fex a know the answer then its always be to guess among other (If there is no negative marking);)

49. Whenever CPU detects an interrupt, what it do with current state?

- a) Save it
- b) Discard it
- c) Depends system to
- d) first finish it

50. The address mapping is done, when the program is initially loaded is called?

- a) Relocation
- b) Dynamic relocation
- c) Static relocation
- d) Executable relocation



51. The unit which decodes and translates each instruction and generates the necessary enable signals for ALU and other units is called a) ALU b) Control unit c) CPU d) Logical unit 52. The performance of the cache memory is measured in terms of ? a) Hit Ratio b) Chat Ratio c) Copy Ratio d) Data Ratio 53. If CPU and I/O interface share a common bus than transfer of data between two units is known as ? a) Asynchronous b) Clock dependent c) Synchronous d) Decoder independent er the various sources to determine which 54. Which interrupt establishes a priority request should be entertained first? a) Polling b) Daisy chaining c) Priority interrupt d) All of above 55. Which refers the of various software processes concurrently? a) IOP b) DCP c) Multiprocessor d) Serial Communication 56. Which system was used extensively by early mini computers? a) Binary number b) Decimal number c) Hexadecimal number d) Octal number



(Accredited by NBA)

57. Which operation with floating point numbers are more complicated then arithmetic operation with fixed point number?

- a) Logical operation
- b) Arithmetic operation
- c) Both of above
- d) None of above

58. \_\_\_\_ processor has to check continuously till device becomes ready for transferring the data?

(.St

a) DMA

b) Interrupt-initiated I/O

c) IOP

d) DCP

59. Which types of register holds a single vector containing at least two read ports and one write the the ports?

- a) Data system
- b) Vector register
- c) Database
- d) Memory

60. In which of the following status s required for data transfer are present?

### a) Interface Circuit

- b) Parallel Line
- c) Device Circuit
- d) None of Above

61. Vector architectures are operated on vectors of

- a) Memory
- b) Data
- c) Registers
- d) Graph coloring

62. Specified telling that what addressing mode will be used for accessing operand, is called

- a) Address specified
- b) Binary-coded decimal



b) unreliable

# SYED AMMAL ENGINEERING COLLEGE

(An ISO 9001: 2008 Certified Institution)

Dr. E.M. Abdullah Campus, Ramanathapuram – 623 502

DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

### c) it is volatile

- d) too bulky
- 69. The circuit used to store one bit of data is known as
- a) Register
- b) Encoder
- c) Decoder
- d) Flip Flop

70. Logic gates with a set of input and outputs is arrangement of\_

10 11111010 0000 1100) 2 a) None of these 72. The average time required to reach a torige location in memoric contents is called the 1) seek time 1) seek time 1) seek time The idea of 1<sup>th</sup>

### a) on the property of locality of reference

b on the heuristic 90-10 rule

c) on the fact that references generally tend to cluster

d) all of the above

74. Von Neumann architecture is

- a) SISD
- b) SIMD
- c) MIMD
- d) MISD



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

- 75. Cache memory acts between
- a) CPU and RAM
- b) RAM and ROM
- c) CPU and Hard Disk
- d) None of these
- 76. Virtual memory consists of
- a) Static RAM
- b) Dynamic RAM
- c) Magnetic memory

77. In a program using subroutine call instruction, it is necessary
a) initialize program counter
b) Clear the accumulator
c) Clear the instruction register
d) Reset the microprocessor
78. A Stack-organized Computer uses instruction of
a) Indirect addressing
b) Two-addressing
c) Zero addressing
d) Index addressing
79. When CPUL 79. When CPU is exe ogram that is part of the Operating System, it is said to be in

- a) Interrupt mode
- b) System mode
- c) Simplex mode
- d) Half mode

80. An n-bit microprocessor has

- a) n-bit program counter
- b) n-bit address register
- c) n-bit ALU
- d) n-bit instruction register

81. An n-bit microprocessor has a) n-bit program counter



86. Logic gates with a set of input and outputs is arrangement of

### a) Combinational circuit

- b) Logic circuit
- c) Design circuits
- d) Register

### SYED AMMAL ENGINEERING COLLEGE (An ISO 9001: 2008 Certified Institution) Dr. E.M. Abdullah Campus, Ramanathapuram - 623 502 DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING

(Accredited by NBA)

- 87. A k-bit field can specify any one of
- a) 3k registers
- b) 2k registers
- c) K2 registers
- d) K3 registers

88. The time interval between adjacent bits is called the

- a) Word-time
- b) Bit-time
- c) Turnaround time
- d) Slice time

89. The load instruction is mostly used to designate a transfer from memory to a

processor register known as

### a) Accumulator

- b) Instruction Register
- c) Program counter
- d) Memory address Register

90. The communication between the communicat in a microcomputer takes place via

N<sup>t</sup>O

- d) Control lines
- 91. Data input comma just the opposite of a
- a) Test command
- b) Control command

### c) Data output

d) Data channel

92. Data input command is just the opposite of a

### a) generates the address of next micro instruction to be executed

- b) generates the control signals to execute a microinstruction
- c) sequentially averages all microinstructions in the control memory
- d) enables the efficient handling of a micro program subroutine

# SYED AMMAL ENGINEERING COLLEGE

(An ISO 9001: 2008 Certified Institution)

Dr. E.M. Abdullah Campus, Ramanathapuram - 623 502

**DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING** 

(Accredited by NBA)

- 93. A flip-flop is a binary cell capable of storing information of
- a) One bit
- b) Byte
- c) Zero bit
- d) Eight bit

94. The operation executed on data stored in registers is called

a) Macro-operation

### b) Micro-operation

- c) Bit-operation
- d) Byte-operation

95. Self-contained sequence of instructions that performs a give tional task is called

### a) Function

- b) Procedure
- c) Subroutine
- d) Routine

96. Microinstructions are stored in control meters groups, with each group specifying a

### a) Routine

- b) Subroutine
- c) Vector
- d) Address

ethod for transferring binary information between 97. An interface that provide internal storage and devices is called

- a) I/O interface
- b) Input interface
- c) Output interface
- d) I/O bus

98. Status bit is also called

- a) Binary bit
- b) Flag bit
- c) Signed bit
- d) Unsigned bit



(Accredited by NBA)

99. The instructions which copy information from one location to another either in the processor's internal register set or in the external main memory are called

### a) Data transfer instructions

- b) Program control instructions
- c) Input-output instructions
- d) Logical instructions

100. A device/circuit that goes through a predefined sequence of states upon the application of input pulses is called

- a) register
- b) flip-flop
- c) transistor
- d) counter